



Saída DIG

**TOPO
S-DIG**



Saída DIG

**BORNE
S-DIG**




CPU

**TOPO
CPU**



CPU RS-232

**BORNE
CPU**




Entrada ANL

**TOPO
E-ANL**



Entrada ANL

**BORNE
E-ANL**




Saída ANL

**TOPO
S-ANL**




Saída ANL

**BORNE
S-ANL**




Entrada DIG

**TOPO
E-DIG**



Entrada DIG

**BORNE
E-DIG**



Nome: Descrição VS13

Projeto: Floculadores

Revisão: 0

Desenho: Eng. Renan Lopes Simeoni

Folha: 007

O.S: OS

Responsável técnico: Eng. Rafael Bortolozzo

Data: 13/02/2019

Edição: A

Descrição: Jundiá

Ref: ETA A